

BadRAM

Practical Memory Aliasing Attacks on Trusted Execution Environments

Jesse De Meulemeester* David Oswald Luca Wilke* Ingrid Verbauwhede Jo Van Bulck Thomas Eisenbarth * Equal Contribution 2025-05-14. S&P25
















• Without TEEs cloud provider has full access to VMs

1

- Pitch: TEEs lock out the cloud provider
- Enable computing on private data in the cloud




- Without TEEs cloud provider has full access to VMs
- Pitch: TEEs lock out the cloud provider
- Enable computing on private data in the cloud




- Without TEEs cloud provider has full access to VMs
- Pitch: TEEs lock out the cloud provider
- Enable computing on private data in the cloud

- Root-of-trust: Secure Processor (SP)
- Supported by wide range of cloud providers






- Without TEEs cloud provider has full access to VMs
- Pitch: TEEs lock out the cloud provider
- Enable computing on private data in the cloud
- **However** strong attacker model enables a vast amount of attacks



- Without TEEs cloud provider has full access to VMs
- Pitch: TEEs lock out the cloud provider
- Enable computing on private data in the cloud
- **However** strong attacker model enables a vast amount of attacks
 - Software-level adversaries




- Without TEEs cloud provider has full access to VMs
- Pitch: TEEs lock out the cloud provider
- Enable computing on private data in the cloud
- **However** strong attacker model enables a vast amount of attacks
 - Software-level adversaries
 - Hardware-level adversaries

			Guarantees			
TEE	Encryption	Scalable	Confidentiality	Integrity	Freshness	
Intel Classic SGX	AES-CTR	×	1	1	1	
Intel Scalable SGX	AES-XTS	1	1	×	×	
Intel TDX	AES-XTS	1	1	1	×	
AMD SEV-SNP	AES-XEX	1	1	×	×	
Arm CCA	AES-XEX/QARMA	✓	1	×	×	


			Guarantees			
TEE	Encryption	Scalable	Confidentiality	Integrity	Freshness	
Intel Classic SGX	AES-CTR	×	1	1	 Image: A second s	
Intel Scalable SGX	AES-XTS	✓	\checkmark	×	×	
Intel TDX	AES-XTS	1	\checkmark	\checkmark	×	
AMD SEV-SNP	AES-XEX	1	1	×	×	
Arm CCA	AES-XEX/QARMA	1	1	×	×	

Physical Address Space




- Prevent access to TEE memory
 - SEV: Ciphertext hiding
 - SGX/TDX: Return fixed value & poison on write

Physical Address Space




- Prevent access to TEE memory
 - SEV: Ciphertext hiding
 - SGX/TDX: Return fixed value & poison on write


Physical Address Space





- Prevent access to TEE memory
 - SEV: Ciphertext hiding
 - SGX/TDX: Return fixed value & poison on write


Can DIMMs be manipulated to break integrity protections in scalable TEE designs?















































- $\bullet~I^2C$ pins exposed on DIMM
- Trivial to unlock and overwrite




- I²C pins exposed on DIMM
- Trivial to unlock and overwrite
- Total cost: $\sim 10\$$





9





9






























10




1. Alias Checking^{1,2}

- Idea: Search for aliases at boot time
- TOCTOU?
- 2. ECC-based MAC/Owner bit¹
 - Idea: Store metadata in ECC bits
 - Owner bit Mark TDX/SGX pages
 - MAC integrity protection


¹S. Johnson et al. *Supporting Intel SGX on Multi-Socket Platforms*. Intel tech rep. 784473, August 2023. ²AMD. *Undermining Integrity Features of SEV-SNP with Memory Aliasing*. AMD SB-3015, December 2024.

- 1. Alias $Checking^{1,2}$
 - Idea: Search for aliases at boot time
 - TOCTOU?
- 2. ECC-based MAC/Owner bit^1
 - Idea: Store metadata in ECC bits
 - Owner bit Mark TDX/SGX pages
 - MAC integrity protection




¹S. Johnson et al. *Supporting Intel SGX on Multi-Socket Platforms*. Intel tech rep. 784473, August 2023. ²AMD. *Undermining Integrity Features of SEV-SNP with Memory Aliasing*. AMD SB-3015, December 2024.

- 1. Alias Checking^{1,2}
 - Idea: Search for aliases at boot time
 - TOCTOU?
- 2. ECC-based MAC/Owner bit^1
 - Idea: Store metadata in ECC bits
 - Owner bit Mark TDX/SGX pages
 - MAC integrity protection



¹S. Johnson et al. *Supporting Intel SGX on Multi-Socket Platforms*. Intel tech rep. 784473, August 2023. ²AMD. *Undermining Integrity Features of SEV-SNP with Memory Aliasing*. AMD SB-3015, December 2024.

Intel's Countermeasures: ECC-based MAC/Owner bit



- Strong Crypto
 - Abandoned by Intel, AMD, and Arm
- Highly Integrated Memory
 - Inflexible, size constraints

Summary

- BadRAM creates aliases in physical address space
 - One-time physical access to DIMM
 - Total cost: ${\sim}10\$$
- E2E attack: Break SEV-SNP attestation
- Deployed Countermeasures
 - Alias check: Scalable SGX, TDX, SEV-SNP (new)
 - ECC metadata: Scalable SGX, TDX
- Principled Countermeasures: strong crypto, highly integrated memory



BadRAM

Practical Memory Aliasing Attacks on Trusted Execution Environments

<u>Jesse De Meulemeester</u>* <u>Luca Wilke</u>* David Oswald Thomas Eisenbarth Ingrid Verbauwhede Jo Van Bulck

* Equal Contribution







